



High-Speed Routing and Switching in Optical Communications & High-Performance Computing Systems



Dr. Nikos Pleros

Photonics Systems & Networks (PhosNET) Research Group Dpt. of Informatics, Aristotle University of Thessaloniki





☑ HPCS systems today: status and challenges

- *Routing in HPC systems*
- **Optics for Routing in HPC**
- ☑ Tb/s Si-Plasmonic Routers
- ☑ Optical RAM



HPC examples..and metrics



...a look inside

IBM's Roadrunner architecture

18x Connected Units270x Racks



actually a small-range network
...with 1.04 Pflop/sec and 384 Gb/s intra-CU traffic
...and 2.5 MW power consumption !



use optical fiber for the interconnection

...and enable Tb/s transmission speeds

... is there any other problem ?

size and cable length

ultra-small latency required
for fast and low-complexity parallelization

power consumption...in MWs !!
consumes what a small plant can produce !!





BladeCenters: a solution ?

HPC architecture supported by IBM

<u>Blade server</u> is a stripped down server computer, for minimizing physical space and energy requirements



Blade enclosure, hosts multiple blade servers, provides power, cooling, networking, interconnects & management



















The Question: How to route this ?
...in consolidated network environment
...at inter-, intra-blade, backplane level
without consuming most of the blade power



A new framework for photonics



...and a new roadmap

- Silicon Photonics integration platform
- Recent example: 50Gb/s optical bus (Intel USA, 2010)



Need for chip-scale routers



Tb/s optical routers on-chip

integrate plasmonics and silicon photonics platforms

demonstrate integrated Tb/s routers:

✓ mm² footprint



✓ a few Watts power consumption







Plasmonics for switching

Dielectric-Loaded Surface Plasmon Polaritons

polymer strip (PMMA) on top of Au film



EM waves guided at the dielectric-gold interface
small footprint (500x600nm waveguide dimensions)

appropriate for interfacing photonics and electronics allows for thermooptic-induced switching phenomena low switching power consumption (few mWs) ...but high propagation losses L_{prop}~45µm (while L_π~90µm)



4x4 Si-Plasmonic Router

Technology & Architecture





Si-Plasmonic Router



Image: Txλ data packets at 40Gb/s : 280 Gb/s per input port

I extra wavelength for header (MHz data pulses)

Time-offset between Header and Payload information for ensuring header processing in the IC (burst-mode network concept)

A 320Gb/s 2x2 architecture





40Gb/s NRZ 4:1 SOI MUX





Broadband 2x2 Plasmonic Switch

dual plasmonic ring resonator







320Gb/s throughput routing



320Gb/s throughput routing

Output 1





All channels having ER between 5.5 and 10 dB



What about buffering in HPC?

‡ Latency of the entire HPC is limited by the nsec access time of electronic RAM



... but electronic RAM is the only available solution for the HPC Storage Area



Optical RAM





• 2 'ON-OFF' SOA switches controlled by Access Bit

Optical RAM



Optical flip-flop using 2 coupled optical switches

- Memory content = logical '1' when λ1 dominant
- Memory content = logical '0' when λ2 dominant



5GHz Optical Random Access Read





Towards 100GHz Optical RAM





Towards true all-optical routers





THANK YOU !

The PhosNET team...

T. Alexoudi, D. Fitsios, G. Kalfas, G.T. Kanellos, A. Miliou, S. Papaioannou, D. Tsiokos, K. Vyrsokinos



